Abstract: Metal-semiconductor interfaces, known as Schottky junctions, have long been hindered by defects and impurities. Such imperfections dominate the electrical characteristics of the junction by pinning the metal Fermi energy. We report measurements on a boron nitride encapsulated graphene-tungsten diselenide (WSe2) Schottky junction which exhibits ideal diode characteristics and a complete lack of Fermi-level pinning. The Schottky barrier height of the device is rigidly tuned by electrostatic gating of the WSe2, enabling experimental verification of the Schottky-Mott limit in a single device. Utilizing this exceptional gate control, we realize a "super-ideal" gated-Schottky diode which surpasses the ideal diode limit. Our results provide a pathway for defect-free electrical contact to two-dimensional semiconductors and open up possibilities for circuits with efficient switching characteristics and higher efficiency optoelectronic devices.
21)
, a semimetal with a gate-tunable work function (23) , is a promising alternative to traditional bulk metal electrical contacts to 2D semiconductors (15) . In lieu of using different metals, we propose a modified Schottky-Mott rule for gate-tunable SJs in which the gate voltage ( ) directly modulates the barrier height ( ), | | = G . When G = 1, the system is operating at the Schottky-Mott limit. Here, we present measurements on a gated graphene-WSe2 SJ for which G ≈ 1.
Electrical transport across SBs may be modeled by Shockley the maximum rectification of charge (22) . Indeed, the ideal diode equation, which is characterized by an ideality factor = 1, is one of the most non-linear equations to describe a physical system. Due to the cleanliness of the graphene-WSe2 interface studied here, our junction exhibits nearly ideal diode characteristics. By exploiting our one-to-one electrical control over the Schottky barrier (SB), we also demonstrate a tunable effective ideality factor which exceeds the ideal diode limit.
An extremely clean graphene-WSe2 interface is enabled by a high-temperature version of standard dry-stamping techniques in which our device channel is passivated by encapsulation in h-BN (22, 27, 28) . The device is selectively etched to create a graphene-WSe2-graphene channel, and electrical contact to the graphene is made by one-dimensional edge contacts (26) . In order to study the electrical transport properties of just one graphene-WSe2 interface, our device is positioned over two buried split-gates (Fig. 1A) . A three-dimensional schematic of our device is depicted in Fig. 1B . One split-gate, G2 , may be tuned such that the graphene-WSe2 interface on one side of the device is electrically transparent. Meanwhile, the other split-gate ( G1 ) is used to tune the SB height at the other graphene-WSe2 interface (Fig. 1C) . Fig. 2A shows the ID-VD characteristic of our device for a varying G1 between 0V and 1V (lightly p-type) with a fixed G2 of -10V (heavily p-type). For this configuration we observe a nearly-ideal p-type Schottky barrier. By applying an increasingly positive gate voltage on G1 , the measured forward bias current uniformly shifts towards larger values of D , while the reverse bias leakage current rapidly drops below measurable levels.
Both the reverse and forward bias characteristics of our device show striking agreement with the ideal diode equation. In particular, the reverse bias leakage current is nearly constant with the applied drain voltage in a way which is rarely observed. Due to the ideal behavior displayed in our measurement, we can fit the forward bias current of the device at each G1 in order to extract the device ideality factor and extrapolate the reverse bias leakage current (Fig. S1 ). In Fig. 2B the resultant fitting indicates near-ideal diode behavior with n~1.1-1.2 and exponentially decaying reverse bias leakage current, tuned across a 1V range of gate voltages.
From Fig. 2b , we extract an approximate thirteen orders of magnitude change in the leakage current in response to varying G1 , nearing the 60 mV/decade limit. Indeed, the globally-gated transfer curve of our device also indicates near-60 mV/decade characteristics (Fig. S2 ).
Motivated by this result, we performed a temperature-dependent study (Fig. S3 ) to determine the SB height as a function of G1 (Fig. 3) . Our results indicate that there is a fundamental lack of FLP present at the interface between graphene and WSe2 in our device, displaying gate-tuned, Schottky-Mott limited, characteristics with G ≈ 1.
Our exceptional electronic gate control over the Gr-WSe2 Schottky barrier height is analogous to an ideal metal-oxide-semiconductor field effect transistor (MOSFET) operated in the subthreshold regime. In a similar manner to how the gate voltage directly couples to the electric potential of the channel in a MOSFET, our split-gate voltage directly modulates the height of the graphene-WSe2 Schottky barrier (S2.1). This same behavior yields the extremely flat reverse bias leakage current observed in the device. (Fig. S5) . Physically, by simultaneously shrinking the height of the graphene-WSe2 SB (by tuning G1 ) and sweeping the drain, we observe super-ideal diode characteristics.
Conversely, increasing the height of the graphene-WSe2 SB during the drain voltage sweep yields Eff nn  (Fig. S6 ). Our measurements show strong agreement with Eq. 1 ( Fig. S7 ). In fact, the only limitation we encountered in how small we can make Eff n was in the resolution of the voltage sources we employed.
Our results provide verification of the SM rule in a single device. We provide an avenue for studying the SM limit in gated SJs, circumventing the requirement for fabricating many separate devices. The ability to create unpinned graphene-2D semiconductor junctions within the existing vdW heterostructure framework will enable researchers to probe exotic physics requiring highquality electrical contact. Furthermore, our gated-Schottky diodes result in a tunable effective ideality factor. Tuning Eff < 1 will enable new circuits with efficient switching characteristics.
Finally, tuning Eff > 1 whilst minimizing the reverse bias leakage current is promising for creating higher efficiency PV devices. 
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Modified van der Waals heterostructure assembly
The h-BN encapsulated Gr-WSe2 vdW heterostructure studied in this work is assembled using a modified dry transfer technique which takes influence from several published results in the literature (22, 27, 28 Once dried, the PC film is peeled off the glass slide by an adhesive tape window forming a freestanding PC membrane. The membrane is then applied over the PDMS block to form the basis of our stamp.
As created, the PC stamp is very sticky near 40 °C, enabling pick-up of the different flakes used in the vdW heterostructure. Generally, we find increased temperature results in a more sticky PC stamp, up until the PC delaminates from the PDMS block or the PC melts. While the PC is very sticky, the contact of the stamp proceeds in a very jumpy manner, which is detrimental to forming clean heterostructures. This characteristic forces heterostructure with standard PC stamps to be performed at temperatures less than 40 °C. However, we found that by doing a three-minute hot-plate anneal of the finished stamp at 200 °C (about 50 °C higher than the glass transition temperature of PC), the PC reflows around the PDMS block, significantly altering the properties of the stamp. Our heat treated stamps display very smooth action while layering the heterostructure up to about 120 °C and become sticky at around 125 °C, enabling pick-up of crystals. By assembling our heterostructures at elevated temperatures, fewer interfacial bubbles form, as others have noted (29). Finally, once a vdW heterostructure has been assembled on a stamp, it may be placed in a desired location, and the PC is melted to the sample at 230-250 °C.
Materials
The graphene, few-layer WSe2, and h-BN used in this work are isolated from bulk crystals by mechanical exfoliation using standard adhesive tape. To obtain large area exfoliated crystals, we have found the O2 plasma cleaning technique of Huang et al. to be useful (30).
Graphene crystals are exfoliated from commercial bulk graphite (NGS Naturagraphit "graphenium"). Few-layer WSe2 crystals are exfoliated from commercial WSe2 (2D Semiconductors). The bulk h-BN crystals were grown using a high temperature and pressure technique (31).
Device fabrication
We begin by assembling an h-BN/WSe2/Gr/top h-BN heterostructure as described above.
Using optical contrast, we select ~20 nm thick h-BN, few-layer WSe2, and monolayer graphene.
During assembly, graphene is picked up such that it only covers a portion of the top h-BN.
Importantly, in the subsequent pickup WSe2 is partially covered by the graphene. The heterostructure is positioned over a substrate consisting of a pair of split-gates with 100 nm separation. The split-gates have a 100 nm spacing are buried underneath 100 nm of deposited gate SiO2, the fabrication of which was performed in the 300 mm chip fabrication line at the College of Nanoscale Science and Engineering in Albany, NY and has been described elsewhere (32). Using an optical microscope, we align the heterostructure so that the gap between the splitgates runs down the middle of the WSe2 flake. The stamp is laminated to the final substrate, and the PC is removed in boiling chloroform, leaving behind the heterostructure over the split-gates.
We use standard electron-beam lithography and etching techniques to define the geometry vdW heterostructure after transfer. Polymethyl methacrylate 950K dispersed 4% by weight in anisole (Microchem) electron-beam resist is spun onto the sample to achieve about a 200 nm thick layer. We expose the sample using a Raith Voyager system with a 50 kV acceleration voltage. Development of the PMMA mask is subsequently performed in a 1:3 methyl isobutyl ketone:IPA solution. Reactive ion etching (RIE) in an SF6/O2 plasma is performed using a Technics 800 Micro RIE to etch through the vdW heterostructure, defining the channel. By careful patterning, we note that it is possible to define multiple contacts to the WSe2 channel using a single piece of graphene, as was previously demonstrated for MoS2-based devices (33). After the device shape has been defined, a subsequent patterning step is performed in the same way as before to make electrical edge contacts to the graphene (22) . Prior to evaporating metal contacts, a short RIE step (using the same recipe, but for less time) is performed, to remove any polymer residue which may inhibit the formation of edge contacts. A 3/15/60 nm Cr/Pd/Au stack is next evaporated at rates exceeding 1 Å/s. Finally, metal lift-off is performed in boiling acetone and the finished device is rinsed in acetone/IPA prior to being measured.
Measurement methods
Measurements are performed in vacuum in a Lakeshore CPX-VF cryogenic probe station.
The probe station is equipped with a hot stage which we used to extract the Schottky barrier height. Electrical measurements are performed using an HP 4156B semiconductor parameter analyzer.
Determination of Schottky barrier height
The Schottky barrier heights shown in Fig. 3 of the main text are extracted from ID-VD measurements using the 2D thermionic emission model for Schottky barriers: 
In order to determine the reverse bias leakage current in Eq. S2 for the configurations in which 0 is too small to be directly measured, we fit the forward bias portion of the measurement to the diode equation. Such a fit has previously been performed to extract extremely low leakage currents from near-ideal carbon nanotube diodes (34). Results from our fitting procedure for selected data from Fig. 2a of the main text are presented in Fig. S1 . 
and using Eq. S4, we rewrite the Schottky barrier height Φ B as Φ B =Φ 0 + G1 , where Φ 0 is the Schottky barrier height when G1 = 0V. This substitution yields,
We modify Eq. S6 to account for the simultaneous gate voltage/drain voltage sweeps discussed 
By realizing that * 3/2 − (Φ 0 + 0 )/ B is the leakage current of the diode, 0 , and writing a new "effective" ideality constant Eff = 1− , Eq. S7 is simplified to:
Eq. S8 is identical to the standard Shockley diode equation, but with a small correction for when the diode is reverse biased, exp ( − B D ). The ideality constant is replaced with an effective ideality constant whose value is tunable with the parameter .
Fig. S1. Extraction of reverse bias leakage currents
Demonstration of the method used to extract the ideality factors and reverse bias leakage currents used in the main text. Due to the very flat characteristic of the reverse bias portion of our measurement, fitting the forward bias current is sufficient to accurately determine the diode leakage current.
Fig. S2. Device transfer curve
Transfer curve measurement of the device described in the main text. The voltages of split-gates G1 and G2 are tied together, mimicking a global gate sweep to modulate the Fermi level of the entire channel. The drain voltage is fixed to -0.1V and the sample temperature is held at 300K throughout the measurement. The gate sweep direction goes from -10V to 10V and then back, demonstrating small measurement hysteresis. The dashed line is superimposed as a guide to the eye and has a slope representing the 60 mV/decade limit.
Fig. S3. Temperature-dependent transport (A)
Temperature-dependent measurements of a graphene-WSe2 gated Schottky diode used in extraction of Schottky barrier heights. G2 is fixed to -10V while G1 is varied between 0.0 and 1.0V. Each measurement was performed at 300, 310, 320, and 330K, except for the G1 = 0.0V and 0.1V data, which was performed at 300, 310, and 330K. Each G1 configuration is plotted as the same color, and as the temperature is increased, so does the current. (B) Arrhenius activation plot using Eq. S2 for the temperature-dependent data in Fig. S1a .
Fig. S4. Voltage divider model for graphene-WSe2 interface
Measurement of graphene-WSe2 GSD forward bias diode curve for G1 between 0.3 and 0.5V. Black arrows depict the different paths which may be followed during a simultaneous sweeping gate and drain voltage measurement. To observe Eff < , the gate voltage must move in the opposite direction of the drain voltage. Conversely, to observe Eff > , the gate voltage must be moved in the same direction as the drain voltage.
Fig. S5. Super-ideal diode measurements for different starting G1 values
Measurements of Gr-WSe2 GSDs reconfigured as super-ideal diodes for different starting G1 values of (A) 0.2V and (B) 0.6V. As in Fig. 4 of the main text, to achieve < 1, G1 is swept in the opposite direction as D . In order to avoid large voltages and stressing the device, values of beyond 2 were not measured for measurements starting at G1 = 0.6V.
Fig. S6. Paths for controlling Eff
Measurement of graphene-WSe2 GSD forward bias diode curve for G1 between 0.3 and 0.5V. Black arrows depict the different paths which may be followed during a simultaneous sweeping of gate and drain voltage measurement. To observe Eff < , the gate voltage must move in the opposite direction of the drain voltage. Conversely, to observe Eff > , the gate voltage must be moved in the same direction as the drain voltage. 
